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Abslrad - Todyv. Syslem-on-Chip (SoCj is one o/,/rhe most commonly used 
inlcgrorion and fabricarion rechnologv f i v  complex hybrid eleclronic in- 
stmmeniution. SoCs (Syrtem on Chip) are in general built with embed- 
ded lnrellrcrual t'roprrry (IPj Cores, each vf which procurdfrom differ- 
em IP providem xirh no prior informorion on Known-Good-Yield (KGY). 
in prucncr. partial restins b U praclical choice j i r  amring ihe yield 
<$ rhe product under the slrinpenr rime-lo-marker requirement in rodqv P 
high de~~.vity/comp/eri~y electronic devices such us SoCs built by zrrin,q 
deep submicron rechnoloa. Therefore. U proper sumpling technique i.s 
N key to high c m  deuce Irrling and cos1 effecliveness. An Experlmrnrol 
C h ~ ~ ~ ~ l ~ ~ i i ~ i i " " - b ~ s ~ d  Testing lrrfcrre  IO (IS EV methodjiw SoC hus heen 
propo.red prior IO this work [13J, in which a sriati ed sampling merhod wos 
employed hared on emironmenrul-ho.sed charocteriiution and erperimen- 
to1 d&p rechnique to enhance the con dence level " / [he  mrimatedyield. 
Based on the work done in the preoiou.~ research. this pope- ir to propose o 
now1 .storislicul rerting technique for iacrearingly hybrid inregruled .sy.vtrms 
fohricated on o .single silicon die wirh no o-priori empirical yield doto. ThB 
prohlrm ir refiverred IO os Unhmw-Good-l7dd (VKGY) problem. The pro- 
posed lrsring method, refired IU a.? Regrrusive Testin. (RrgV. in rhis puper 
exploits mother way around by using puromeler.~ (referred to or A.wi.~tanI 
Variables (AV)) (hot are employed IO woluate Ihe yields ofrandomly Sam- 
pledSoCs and ,hereby rsrimoting thegoodyield by using r e p m i o n  onaIy3is 
melhod with regardto con dencr inremol. Numerous numerical simulations 
are conducled to demonsfrate the efciency andeffeaiveness oftheproposed 
RepT in comparison wilh rhe ET method. 
Keywords - Systems-on-Chip (SoC), fault coverogr. drfrcl level, Good Yield 
Rote (GYRI. Unknown-Good- Yield U K C Y j .  correlarion mul~sis,  ussislml 
voviuble, random resrinp, rrperimentul ~ s z i n g ,  regre.siw tertins. 
I. INTRODUCTION 
The increasing demand on operation speed, integration den- 
sity, and customizability for tomorrow's high-performance in- 
stmmentation has motivated high performance system devel- 
opment. System-on-Chip (SoC) technology provides potential 
advantages of high integration density, small interconnection 
delay and high system performance [ I ] ,  [21, 131, [4l, [SI, [61, 
[7], [XI, [9]. Thus, SoC is one of the key technology choices 
for high-performance instrumentation development [lo]. 
The rapid advances in technology for manufacturing complex 
integrated circuits havc been made possible by the high den- 
sity integration of a large number of components and devices; 
today, a complete system can be integrated and assembled on a 
single chip (SoC). Due to density and complexity, conventional 
fabrication methods are facing tremendous challenges when 
manufacturing SoCs. The miniaturized size and light weight 
as well as performance benefits (such as  power consumption, 
high speed and thermal distribution) have made SoC a rapidly 
expanding market with great potential. 
However, SoC manufacturing is encountering major hurdles 
as related to achieving an acceptable yield at high confidence 
level with an efficient testing technique. For SoC, conventional 
testing methods are impractical and costly; methods based on 
Vcry Large Scale lntcgration (VLSI) technology for imple- 
menting ASIC (Application-Specific IC) and MCM (Multichip 
Module) are not effective because they may not capture the 
new processes involved in SoC manufacturing. 
An SoC is assembled by using Intellectual Propelty (IP) cores 
as components. As IP cores are deeply embedded in a single 
chip, it is not readily possible to rely on conventional testing 
and yield evaluation methods. There is no a-priori information 
or data available on the yield of the components, referred to 
as Unknown-Good-Eeld. Moreover, wafer or chip level infor- 
mation has limited relevance due to the disparate integration 
processes of the IP cores and the lack of known physical-level 
yield. This is substantially different from custom optimized 
ASIC with a well-exercised yield, or MCM with known-good- 
yietd. Since there is no significant information available during 
the integration and test of the embedded IP cores, past work on 
correlation between fabrication and related features (such as 
yield and fault rate), is not applicable. 
In our previous work [13], a method for accuratc GYR has 
been established by using a novel method in which highly cor- 
related EPs (Environmental-based Parameters) are categorized 
at different levels through a characterization of different envi- 
ronmental parameters and a statistical analysis of their interac- 
tions. 
The objective of this paper is to propose another theoreti- 
cal testing method, referred to as regrexsive testing (RegT) 
around for estimating GYR of SoC with Unknoun Good Weld 
(UKGY) with reference to a novel criteria, referred to as Assis- 
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[ant Variable (4vJ. AVs are employed to evaluate the yields of 
randomly sampled SoCs and thereby estimating the good yield 
by using regression analysis method with regard to confidence 
interval. This paper focuses on identifying Assisfanf Variables 
and correlation analysis technique between GYR and assistant 
variables to estimate Good Yield Rate (GYR) of Soc. Assistant 
variables are supposed to be simple and inexpensive (i.e. the 
cost to estimate EP in our previous paper is expensive) for ob- 
servation and highly correlated with GYR to make the testing 
and yield estimating process free from UKGY. For instance, 
assistant variables may be weight, thermal conductivity, power 
consumption, or thermal resistance of SoCs, to mention a few. 
This differentiates the proposed RegT from the previous ET 
method. However, note that any method may be chosen de- 
pending on the availability of such information as EP or AV. 
This paper is organized as follows. In section 11, literature re- 
view and preliminary works are briefly presented. The basic 
principles and details of the proposed method are described in 
section 111. The confidence ofthe proposed method is evaluated 
in section IV. In the final section, discussion and conclusion are 
presented. 
11. REVIEW AND PRELIMINARIES 
Today’s electronic devices packaging technology allows de- 
sign of complex systems on a single chip at deep-submicron. 
This makes it practically impossible to test those devices ex- 
haustively due to an excessive time overhead and severe limi- 
tation in available electrical access. This severely restricts the 
use of conventional testing approaches. 
Using an SoC, it is possible to integrate the many digital 
and analog functions needed for consumer electronic products 
(such as home appliances and advanced mobile devices) on a 
single Very Large Scale Integrated(VLS1) chip. A SoC can ac- 
commodate complex functions usually associated with today’s 
systems. However, it is difficult to test and assure the quality 
of a SoC using conventional VLSI test methodologies due to 
the high density and complexity at deep sub-micron scale. 
In the past few years a stratifidtest method has been proposed 
for testing Multi-Chip Module (MCM) systems. Its advantages 
are the improvement in quality level and cost-effectiveness. 
This approach referred to as the Lowest Yield-Stratum First- 
Testing (LYSFT) considers the unevenness of Known-Good- 
Yield (KGY) of stratification as a criterion for testing the chips 
on a MCM for quality enhancement [27] - [28]. 
Traditionally, the number of tests and test generation complex- 
ity are reduced by random testing (RT) [20], [21], [22], [23], 
[24]. Extensive research has been performed on random testing 
ofVLSI [20], [21], [22], [23], [24]. 
There have been extensive studies reported on statistical ap- 
proaches for testing ICs. Sequential statistical analysis has 
been employed as a standard vehicte to manipulate the correla- 
tion among Defect Level (DL), yield, random test length, and 
detection probability. Instead of using deterministic DL anal- 
ysis, a sequential statistical analysis directly examines the ran- 
dom behavior oftest vectors and results in an elegant derivation 
of the DL. The DL derived by using this method can be then 
used to find the average confidence in the probability of fault- 
free chips, which in turn is represented by the yield and the 
coverage [29] - [34]. The DL obtained through random test- 
ing can be evaluated by a probability distribution rather than a 
value as pointed out in [29]. The probability density function 
of a DL can be approximated by using the standard normal dis- 
tribution; the confidence degree on the defect level can thus be 
derived. It has been shown that the high confidence degree of 
a specific DL can he achieved using large sample chips [35]. 
Environmental based characterization of SoC for stratified test- 
ing [I31 has been recently proposed to feature the scattered 
problem on SoC with the following component: 
I .  To identify EP levels highly co-related with Good Yield 
Rate (GYR) by using experimental design and test tech- 
nique; 
2. To conduct stratified sampling-based testing with respect 
to the focused EP levels as its stratification criteria with- 
out additional chips to test; 
3. To estimate GYR with ratio estimation. 
The proposed Rcgrcssive Testing (RcgT) will theoretically 
demonstrate that the method with Assistant Variables which 
satisfy the following specific three conditions result in higher 
confidence level yield estimation at lower cost than ET, the 
method proposed in [ 131. 
I. Simple and inexpensive for observation 
2. Highly correlated with GYR. 
3. Free from UKGY problem. 
111. PROPOSED METHOD 
The proposed method is to statistically estimate and predict the 
good yield of SoC by using variables that are highly correlated 
with the good yield. The proposed Regressive Testing (RT) 
employs the linear regression estimation method [38], [39], 
[40]. The procedure of the proposed method to estimate the 
GYR is shown in Figure I .  Upon fabrication of a batch of 
N identical SoCs, n SoCs are sampled and tested only. At 
the same time, assistant variables are derived and regressive 
correlation analysis to predict the overall GYR is conducted. 
Then, the estimated GYR is used to calculate the overall qual- 
ity level. The proposed mcthod selects and tests 11-out-of-N 
devices under test while assuring an acceptable level of testing 
confidence. Details on the proposed RegT will be discuss in 
the following subsections. 
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Fig. I .  Regressive Testing Procedure 
A.  Currelutiun AnuL\>.sis 
The fundamentals of the correlation analysis method used in 
thc proposed RegT is described in this subsection. 
Suppose p is the correlation coefficient between two random 
variables x and y, then p represents the linear relation between 
x and y [37], and dcfined as follows. 
where . c o u ( z , y ) = E ( z - X ) ( y - Y ) =  $c,=l(z"-x)(yL N 
- 
Y )  . U= is standard deviation of x . U> is standard deviation of y 
The above equation shows that the correlation coefficient (p)  
ofvariables x and y is the covariance of x and y divided by the 
multiplication of standard deviation of x and y. The range of p 
is - I  ipil, and as p approaches near I ,  there is a higher corre- 
lation between x and y [38] [39] [40]. By using this method, 
the most correlated variables with the good yield of SoC can 
be identified as follows. 
B. Regression Estimulor 
In the proposed Regressive Testing (RegT), the followings are 
assumed. 
I .  y, is the core variablc which is difficult and expensive to 
observe in the sample and population. 
2. z:i is the assistant variable which can be relatively effi- 
ciently and inexpensively observed in the sample and pop- 
ulation. 
3. :i:i should be the onc(s) most correlated with y i .  
For example, Ict yi be the good yield from the sampled SoC, 
then zi can be the weight of SoC or other physical characteris- 
tics of SoC simple and inexpensive for obscrvation. 
The pair (zc,y.) observed from the selected samples and the 
population mcnn (y) of x cm be observed easily. Then, the 
population mean (y) of y, that is good yield rate, can be esti- 
mated by the equation as follows. 
- . y,, is regressive estimator of good yield . b is the estimator of regressive cocfficicnt such as; 
C. Vuriunce of Regressive Eslimu/or 
The proposed regressive estimator (7jre) is a biased estimator 
because there is another parameter ,h - an estimator of regres- 
sive coefficient, to be estimated in it. 
Let AV = L> AZ = a, Ab = v> and insert them into 
Formula2. Tien, the r e s d  is as follows: 
- 
- Y  
= y +  F A & +  ( B  + BAb)(-XAZ) 
= y + (YAY - BZAZ) - BxAbAZ (4) 
As EAU = EAZ = 0, the bias of the regressive estimation is 
as follows. 
B(y,,) =E(&,,) -Y = -BXE(AbAZ) = -cou(Z,b) ( 5 )  
Using this property, the bias of the regressive estimator can be 
removed and the result is as follows. 
(6) 
- yf, = 4 + b(X  - T )  - cou(Z: b) 
where 
ijf, is unbiascd regressive estimator 
In the proposed method, if the sample size is large enough, 
BxAbAz in Equation 4 asymptotically convergcs to 0, and 
then jj,, becomes an unbiased estimator. Its variance is defined 
as follows. 
1480 
For simulation purpose, i t  is assumcd that thc total number of 
SoCs to be tested (i.e., sample size) is from 100 to 1000, and 
the real value of GYR is assumed to be 86.7. 
The estimation of GYR by the proposed RegT and random 
testing arc ca~cu~a tcd  by using the sot variance for 
various sample sizes as shown in Table I. 
The GYR cstimators and confidence intervals of RegT for dif- 
ferent sample sizes (e.g. n = 100.200:. . . 1000) are shown 
in the second, third, fourth and fifth through nineth columns 
in Table I, respectively. Comparison is made with respect to 
the confidence interval ofthe two testing methods (i.e., regres- 
sive testine and random testine) for true value of GYR 86.73. 
V(Y,,) = V ( g )  ~ 2Bcou(Z:y) + BZV(Z) (7) 
Then, substituting B = w, the variance is dctermined as 
follows. 
N - n  , 
V(ijre) = -Si(l- p') Nn (8) 
where 
. &,, is the GYR of SoCs in certain population group . N is the size of population . n is the sample size 
S; is sample variance of good yield of SoC 
p IS the correlation coefficient 
IV. NUMERICAL SIMULATION 
In this section, the efficiency of thc proposcd RegT is demon- 
strated in comparison with Random Testing as a criteria com- 
parative study with respect to confidence interval of their esti- 
mated yield values and GYR. 
The parameter estimator(i.e. GYR) on certain group of SoCs 
for RegT (i.e., denoted by yTep in the following equations) and 
RT (i.e., denoted by ij,,, in the following equations) are as 
follows, respectively. 
The variance of each estimator is as follows. 
As shown in Equations 1 1 and 12, the variance of regressive es- 
timator is always less than that of random estimator by the sire 
of p2. which is the square of correlation cocfficient between 
gwd yield and assistant variable of SOC. Therefore, the pro- 
posed Rcgressivc Testing is more cfficient and effective than 
Random Testing for estimating the GYR of SOC. 
-, ~~~ ~ ~~ ~~ 
The results shown in Figure 2 is for RT, in which upper and 
lower confidence intcwals are too wide; therefore, UT should 
be avoided in practice. There are extensive simulation results 
in Figures 3 for RegT with p=.7, 4 for RegT with p=.8, 5 for 
RegT with p=.9, 6 for RegT with p=l, in which note that p=l 
is the case of perfect corrclation (i.e. 100%) hctween GYR 
and assistant variable. It is observed that there is a significant 
decrease in confidence intervals as p increases. This indicates 
that if the assistant variable in the proposed method is identi- 
fied and properly used as proposed, then it improves both the 
accuracy of GYR and its confidence level significantly. 
V. DISCUSSION AND CONCLUSIONS 
This paper has presented a testing method for electronic 
devices with Linknown-GooJ-Yirldmd-Yiekf (UKGY) problem. The 
UGKY problem of Systems-on-Cbip (SoC) is discussed in this 
paper as SoCs are in general built with embedded Intellectual 
Property (IP) Cores, cach ofwhich procured from IP providers 
with no information on Known-Good-Yield(KGY). In general, 
partial testing is a practical choice for assuring the yield of the 
product under the stringent time-to-market requirement in to- 
day's high densityicomplexity electronic devices such as SoC 
built by deep submicron or nano technology. Therefore, proper 
sampling technique is a kcy to the success of high confidence 
testing. The proposed testing method, referred to as Regre.?- 
five Testing (RegT), in this paper exploits another way around 
by using parameters (rcferred to as Assisrunt Vuriubles (AV)) 
that are employed to evaluate the yields of randomly sampled 
SoCs and thereby estimating the good yield by using regression 
analysis method with regard to confidence interval. A numeri- 
cal simulation results have demonstrated the efficiency and ef- 
fectiveness of the proposed RegT in comparison with generic 
random testing method as criteria. It is observed that there is a 
significant drop in confidencc interval as p increases. This in- 
dicates that if the assistant variable in the proposed method is 
identified and properly uscd as proposed, thcn it improves both 
the accuracy of GYR and its confidence level significantly. 
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Fig. 3. Confidence interval ol'regressive testing with p = .7 
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Fig. 5 .  Confi d a c e  interval uf regressive testing with p = .9 
Fig. 4. Cunfi dcnce interval of regressive testinf with p = 0.8 Fig. 6 .  Con6 dencc interval of regressive testing with p = I 
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